

SYSTEM DC/DC		CPU DC/DC	
APL5916KAI 48		NCP6131S52MNR 42~43	
INPUTS	OUTPUTS	INPUTS	OUTPUTS
1D05V_PWR	0D85V_S0	DCBATOUT	VCC_CORE

SYSTEM DC/DC	
UP6128PQDD 45	
INPUTS	OUTPUTS
DCBATOUT	1D05V_VTT

SYSTEM DC/DC	
UP6183PQAG 41	
INPUTS	OUTPUTS
DCBATOUT	5V_AUX_S5 3D3V_AUX_S5 5V_S5 3D3V_S5

SYSTEM DC/DC	
UP6165BQKF 46	
INPUTS	OUTPUTS
DCBATOUT	1D5V_S3 0D75V_S0 DDR_VREF_S3

SYSTEM DC/DC	
NCP5911MNTBG 44	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE_PWR

VGA	
RT8208BGQW 92	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE

TI CHARGER	
BQ24745RHDR 40	
INPUTS	OUTPUTS
DCBATOUT	BT+

SYSTEM DC/DC	
RT9025 47	
INPUTS	OUTPUTS
3D3V_S0	1D8V_S0

SYSTEM DC/DC	
RT9025-25PSP 93	
INPUTS	OUTPUTS
1D5V_S3	1V_VGA_S0
3D3V_S5	1D8V_VGA_S0

Switches	
INPUTS	OUTPUTS
1D5V_S3	1D5V_VGA_S0
3D3V_S0	3D3V_VGA_S0

PCB LAYER	
L1:Top	L4:Signal
L2:VCC	L5:GND
L3:Signal	L6:Bottom

PCH Strapping Huron River Schematic Checklist Rev.0_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-up. Leave as "No Connect".
GNT3#/GPIO55 GNT2#/GPIO53 GNT1#/GPIO51	GNT[3:0]# functionality is not available on Mobile. Mobile: Used as GPIO only Pull-up resistors are not required on these signals. If pull-ups are used, they should be tied to the Vcc3_3power rail.
SPI_MOSI	Enable Danbury: Connect to Vcc3_3 with 8.2-k? weak pull-up resistor. Disable Danbury: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to +NVRAM_VCCQ with 8.2-kohm weak pull-up resistor [CRB has it pulled up with 1-kohm no-stuff resistor] Disable Danbury: Leave floating (internal pull-down)
NC_CLE	DMI termination voltage. Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0) - Flash Descriptor Security will be overridden. Also, when this signals is sampled on the rising edge of PWROK then it will also disable Intel ME and its features. High (1) - Security measure defined in the Flash Descriptor will be enabled. Platform design should provide appropriate pull-up or pull-down depending on the desired settings. If a jumper option is used to tie this signal to GND as required by the functional strap, the signal should be pulled low through a weak pull-down in order to avoid asserting HDA_DOCK_EN# inadvertently. Note: CRB recommends 1-kohm pull-down for FD Override. There is an internal pull-up of 20 kohm for DA_DOCK_EN# which is only enabled at boot/reset for strapping functions.
HDA_SDO	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
HDA_SYNC	Weak internal pull-down. Do not pull high. Sampled at rising edge of RSMRST#.
GPIO15	Low (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with no confidentiality High (1) - Intel ME Crypto Transport Layer Security (TLS) cipher suite with confidentiality Note : This is an un-muxed signal. This signal has a weak internal pull-down of 20 kohm which is enabled when PWROK is low. Sampled at rising edge of RSMRST#. CRB has a 1-kohm pull-up on this signal to +3.3VA rail.
GPIO8	GPIO8 on PCH is the Integrated Clock Enable strap and is required to be pulled-down using a 1k +/- 5% resistor. When this signal is sampled high at the rising edge of RSMRST#, Integrated Clocking is enabled, When sampled low, Buffer Through Mode is enabled.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

Processor Strapping Huron River Schematic Checklist Rev.0_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[2]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[4]		Disabled - No Physical Display Port attached to Embedded DisplayPort. 1: Embedded DisplayPort. 0: Enabled - An external Display Port device is connect to the EMBEDDED display Port	0
CFG[6:5]	PCI-Express Port Bifurcation Straps	11 : x16 - Device 1 functions 1 and 2 disabled 10 : x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01 : Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00 : x8, x4, x4 - Device 1 functions 1 and 2 enabled	11
CFG[7]	PEG DEFER TRAINING	1: PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training	1

POWER PLANE	VOLTAGE	Voltage Rails	DESCRIPTION
		ACTIVE IN	
5V_S0 3D3V_S0 1D8V_S0 1D5V_S0 1D05V_VTT 0D85V_S0 0D75V_S0 VCC_CORE VCC_GFXCORE 1D8V_VGA_S0 3D3V_VGA_S0 1V_VGA_S0	5V 3.3V 1.8V 1.5V 1.05V 0.95 - 0.85V 0.75V 0.35V to 1.5V 0.4 to 1.25V 1.8V 3.3V 1V	S0	CPU Core Rail Graphics Core Rail
5V_USBX_S3 1B5V_S3 D0R_VREF_S3	5V 1.5V 0.75V	S3	
BT+ DCBATOUT 5V_S5 5V_AUX_S5 3D3V_S5 3D3V_AUX_S5	6V-14.1V 6V-14.1V 5V 5V 3.3V 3.3V	All S states	AC Brick Mode only
3D3V_LAN_S5	3.3V	WOL_EN	Legacy WOL
3D3V_AUX_KBC	3.3V	DSW, Sx	ON for supporting Deep Sleep states
3D3V_AUX_S5	3.3V	G3, Sx	Powered by Li Coin Cell in G3 and +V3ALW in Sx

PCIE Routing

LANE1	Mini Card2(WWAN)
LANE2	Mini Card1(WLAN)
LANE3	Card Reader
LANE4	Onboard LAN
LANE5	USB3.0
LANE6	Intel GBE LAN
LANE7	Dock
LANE8	New Card

SATA Table

SATA	
Pair	Device
0	HDD1
1	HDD2
2	N/A
3	N/A
4	ODD
5	ESATA

USB Table

Pair	Device
0	Touch Panel / 3G SIM
1	USB Ext. port 1 (HS)
2	Fingerprint
3	BLUETOOTH
4	Mini Card2 (WWAN)
5	CARD READER
6	X
7	X
8	USB Ext. port 4 / E-SATA /USB CHARGER
9	USB Ext. port 2
10	EDP CAMERA
11	Mini Card1 (WLAN)
12	CAMERA
13	New Card

SMBus ADDRESSES

I2 C / SMBus Addresses	Ref Des	HURON RIVER ORS
Device	Address	Hex Bus
EC SMBus 1 Battery CHARGER		BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA BAT_SCL/BAT_SDA
EC SMBus 2 PCH eDP		SM11_CLK/SM11_DATA SM11_CLK/SM11_DATA SM11_CLK/SM11_DATA
PCH SMBus SO-DIMMA (SPD) SO-DIMMB (SPD) Digital Pot G-Sensor MINI		PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK PCH_SMBDATA/PCH_SMBCLK

Note:
Intel DMI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.


Note:
Intel FDI supports both Lane
Reversal and polarity inversion
but only at PCH side. This is
enabled via a soft strap.

Note:
Lane reversal does not apply to
FDI sideband signals.





Signal Routing Guideline:
EDP_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
EDP_COMPIO keep W/S=4/15 mils and routing length less than 500 mils.

NOTE:
Processor strap CFG[4] should be pulled low to enable Embedded DisplayPort.

Stuff to disable internal graphics
function for power saving.








CPU1A
SANDY
62.10055.421
Change: 62.10053.611
2nd = 62.10055.321
3rd = 62.10040.821





Intel(R) FDI
PCI EXPRESS* - GRAPHICS

Signal Routing Guideline:
PEG_ICOMPO keep W/S=12/15 mils and routing length less than 500 mils.
PEG_ICOMPI & PEG_RCOMPO keep W/S=4/15 mils and routing length less than 500 mils.





NOTE:
If PEG is not implemented, the RX&TX pairs can be left as No Connect

PEG Static Lane Reversal



NOTE:
Select a Fast FET similar to 2N7002E whose rise/
fall time is less than 6 ns. If HPD on eDP interface is
disabled, connect it to CPU VCCIO via a 10-kΩ pull-Up
resistor on the motherboard.









PEG Static Lane Reversal	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition
	0: Lane Reversed

DIS_PX_Muxless



Title		
Size	Document Number	Rev
Date:	Sheet	

53A



POWER

CPU1F

SANDY


PEG AND DDR

CORE SUPPLY

SVID


SENSE LINES



SANDY




Title		
Size	Document Number	Rev
Date:	Sheet	

R906,R907 close to CPU









www.aitech.ru



SSID = MEMORY




Layout Note:
Place these Caps near
SO-DIMMB.



DM2
DDR3-204P-126-GP
62.10024.D41



2nd = 62.10017.R91
3rd = 62.10017.V61
4th = 62.10017.X51

Title		
Size	Document Number	Rev
Date	Sheet	



L_DDC_DATA(PAGE17):
This signal is on the LVDS interface.
This signal needs to be left NC if eDP is
used for the local flat panel display

Impedance: 90 ohm




Digital Display Interface

Cougar Point

CRT

COUGAR-GP-U2-NF



Close to PCH side

Impedance: 100 ohm

Configuration Pin Mapping for DDI Ports (Sheet 1 of 2)



PORT	DDI PCH Pin Names	SDVO Mapping	Display Port Mapping	HDMI/DVI Mapping
PORT-B	DDPB_[0]P	SDVO_RED	DDPB_[0]P	TMDSB_DATA2
	DDPB_[0]N	SDVO_RED#	DDPB_[0]N	TMDSB_DATA2#
	DDPB_[1]P	SDVO_GREEN	DDPB_[1]P	TMDSB_DATA1
	DDPB_[1]N	SDVO_GREEN#	DDPB_[1]N	TMDSB_DATA1#
	DDPB_[2]P	SDVO_BLUE	DDPB_[2]P	TMDSB_DATA0
	DDPB_[2]N	SDVO_BLUE#	DDPB_[2]N	TMDSB_DATA0#
	DDPB_[3]P	SDVO_CLK	DDPB_[3]P	TMDSB_CLK
	DDPB_[3]N	SDVO_CLK#	DDPB_[3]N	TMDSB_CLK#
	DDPB_AUXP	NA	DDPB_AUXP	NA
	DDPB_AUXN	NA	DDPB_AUXN	NA
	DDPB_HPDP	NA	DDPB_HPDP	HDMIIB_HPDP
	SDVO_CTRLCLK	SDVO_CTRLCLK	NA	HDMIIB_CTRLCLK
	SDVO_CTRLDATA	SDVO_CTRLDATA	NA	HDMIIB_CTRLDATA

Title		
Size	Document Number	Rev
Date:	Sheet	

4 DMI_RXN[3:0] <<>>====
4 DMI_RXP[3:0] <<>>====

4 DMI_TXN[3:0] <<>>====
4 DMI_TXP[3:0] <<>>====

Deep S4/S5 **Not** Supported



0628 Modify:
Change R1904 to 100K 0402 from 10K and default stuff.



27,42 S0_PWR_GOOD >>> 2 1 PWROK L22 PWROK

er PM_SLP_S3# delay 200 ms

27 SUS_PWR_ACK <<< K16 SUSWARN#/S

27,97 PM_PWRBTN# >>> E20 PWRBTN#

27 AC_PRESENT >>> H20 ACPRESENT

BATLOW# E10 BATLOW#/GE

RM PI#	A10	DATELOW#/GP
--------	-----	-------------

FWI RI# A10 RI#

COUGAR-GP-U

PCIE_WAKE#
CPB : 1K

CEKLT: 10K

internal pull-up resist

System Power Management

SB modify

DSWDVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled


defy

RTC_AUX_3

R1917 1 330KR2J-L1-GP



DSWDVREN R1918 1 Do Not Stuff

defy



```
PCIE_WAKE#
CRB : 1K
CEKLT: 10K
```

PWRBTN#
This signal has an internal pull-up resistor



65 PCIE_RXN2
65 PCIE_RXP2
65 PCIE_TXN2
65 PCIE_TXP2

31 PCIE_RXN4
31 PCIE_RXP4
31 PCIE_TXN4
31 PCIE_TXP4

82 PCIE_RXN5
82 PCIE_RXP5
82 PCIE_TXN5
82 PCIE_TXP5

65 CLK_PCIE_WLAN# <<< 1
65 CLK_PCIE_WLAN <<< 1
65 CLK_PCIE_WLAN_REQ# >>> 1

31 CLK_PCIE_LAN# <<< 1
31 CLK_PCIE_LAN <<< 1
31 PCIE_CLK_LAN_RQ# >>> 1
82 CLK_PCIE_USB3# <<< 1
82 CLK_PCIE_USB3 <<< 1

3D3V_S0
RN2018
SRN10KJ-5-GP
PCIE_CLK_RQ2#
CLK_PCIE_WLAN_REQ#

PCH1B
Cougar
Point
PERN1
PERP1
PETN1
PETP1
PERN2
PERP2
PETN2
PETP2
PERN3
PERP3
PETN3
PETP3
PERN4
PERP4
PETN4
PETP4
PERN5
PERP5
PETN5
PETP5
PERN6
PERP6
PETN6
PETP6
PERN7
PERP7
PETN7
PETP7
PERN8
PERP8
PETN8
PETP8

PCI-E *

CLOCKS

Controller
Link

2 OF 10
SMBALERT#/GPIO11 E12 >>> EC_SWI# 27
SMBCLK H14 SMB_CLK
SMBDATA C9 SMB_DATA
SML0ALERT#/GPIO60 A12 >>> DRAMRST_CNTRL_PCH 37
SML0CLK C8 SML0_CLK
SML0DATA G12 SML0_DATA
SML1ALERT#/PCHHOT#/GPIO74 C13 PCH_GPIO74
SML1CLK/GPIO58 F14 <<< SML1_CLK 27.86
SML1DATA/GPIO75 M16 <<< SML1_DATA 27.86
CL_CLK1 M7 X
CL_DATA1 T11 X
CL_RST1# P10 X
PEG_A_CLKRQ#/GPIO47 M10_PEG_CLKREQ# R 1 R2003 2 <<< PEG_CLKREQ# 83
CLKOUT_PEG_A_N AB37 CLKOUT_PEG_A_N 2 <<< CLK_PCIE_VGA# 83
CLKOUT_PEG_A_P AB38 CLKOUT_PEG_A_P 1 <<< CLK_PCIE_VGA 83
CLKOUT_DMI_N AV22 <<< CLK_EXP_N 5
CLKOUT_DMI_P AU22 <<< CLK_EXP_P 5
CLKOUT_DP_N AM12
CLKOUT_DP_P AM13
CLKIN_DMI_N BF18 CLK_BUF_EXP_N
CLKIN_DMI_P BF18 CLK_BUF_EXP_P
CLKIN_GND1_N BJ30 CLK_BUF_CPYCLK_N
CLKIN_GND1_P BG30 CLK_BUF_CPYCLK_P
CLKIN_DOT_96N G24 CLK_BUF_DOT96_N
CLKIN_DOT_96P E24 CLK_BUF_DOT96_P
CLKIN_SATA_N AK7 CLK_BUF_CKSSCD_N
CLKIN_SATA_P AK5 CLK_BUF_CKSSCD_P
REFCLK14IN K45 CLK_BUF_REF14
CLKIN_PCLOOPBACK H45 <<< CLK_PCI_FB 18
XTAL25_IN V47 XTAL25_IN
XTAL25_OUT V49 XTAL25_OUT
XCLK_RCOMP Y47 XCLK_RCOMP 1 R2007 90D9R2F-1-GP
CLKOUTFLEX0/GPIO64 K43 X
CLKOUTFLEX1/GPIO65 F47 CLK_48_USB30 1 >>> 48MHZ_OUT 32
CLKOUTFLEX2/GPIO66 H47 X
CLKOUTFLEX3/GPIO67 K49 DGPU_PRSTNT#
COUGAR-GP-U2-NF

3D3V_S0
R2004
10KR2J-3-GP
PEG_CLKREQ# R
Do Not Stuff
R2005
Do Not Stuff

3D3V_S0
RN2007
SRN2K2J-1-GP
SMB_DATA 6 1
5 2
4 3
C2001
2N7002KD-W-GP
84.2N702.A3F
2nd = 84.0DM601.03F
SMB_CLK
PCH_SMBCLK 14,15
PCH_SMBDATA 14,15

XTAL25_IN
R2006
1M1R2J-GP
X2001
XTAL-25MHZ-102-GP
82.30020.851
2nd = 82.30020.791
XTAL25_OUT
C2008
SC12P50V2JN-3GP
C2007
SC12P50V2JN-3GP

3D3V_S0
R2012
UMA_Muxless
10KR2J-3-GP
3D3V_S0
R2013
DIS_UMA
10KR2J-3-GP
DGPU_PRSTNT# >>> UMA_DIS# 22
3D3V_S0
R2010
DIS_PX
10KR2J-3-GP
Do Not Stuff
R2011
PX_Muxless
10KR2J-3-GP
Do Not Stuff
3D3V_S5
RN2001
SRN10KJ-6-GP
PCIE_CLK_LAN_RQ#
CLK_PCIE_WLAN_REQ#
USB3_PEGB_CLKREQ#
RN2002
SRN10KJ-6-GP
PCIE_CLK_REQ5#
CLK_PCIE_NEW_REQ#
PEG_B_CLKRQ#
EC_SWI#





CLK_BUF_REF14
CLK_BUF_CKSSCD_P
CLK_BUF_CKSSCD_N
RN2009
SRN10KJ-L3-GP
CLK_BUF_EXP_P
CLK_BUF_EXP_N
CLK_BUF_DOT96_N
CLK_BUF_DOT96_P

RTS
R2002
Do Not Stuff
CLK_48_USB30
>>> 48MHZ_OUT 32


CLK_48_USB30
Do Not Stuff
RFC2001
Do Not Stuff

Title		
Size	Document Number	Rev
Date:		Sheet


SSID = PCH




HDA_SYNC: This strap is sampled on rising edge of RSMRST# and is used to sample 1.5V VccVRM supply mode. 1K external pull-up resistor is required on this signal on the board. Signal may have leakage paths via powered off devices (Audio Codec) and hence contend with the external pull-up. A blocking FET is recommended in such a case to isolate HDA_SYNC from the Audio Codec device until after the Strap sampling is complete.










www.aitech1.ru






Title		
Size	Document Number	Rev
Date:	Sheet	



Note:
For PCH debug with XDP, need to NO STUFF R2218



VRAM Frequency
Pull high: 800MHZ
Pull low :900MHZ



TS Signal Disable Guideline:
TS_VSS1, TS_VSS2, TS_VSS3 and TS_VSS4
should not float on the motherboard. They should
be tied to GND directly.

FDI TERMINATION VOLTAGE OVERRIDE	
GPIO37 (FDI_OVRVLGTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

DMI TERMINATION VOLTAGE OVERRIDE	
GPIO36 (DMI_OVRVLGTG)	LOW - Tx, Rx terminated to same voltage (DC Coupling Model DEFAULT)

Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.


Integrated Clock Chip Enable	
ICC_EN#	HIGH (R2211 DY) - DISABLED [DEFAULT]
	LOW (R2211) - ENABLED

GPIO8 has a weak[20K] internal pull up.
Integrated Clock Enable functionality is achieved
via soft-strap. The default is integrated clock
enable.



PLL ON DIE VR ENABLE
NOTE: This signal has a weak internal pull-up 20K
ENABLED -- HIGH (R2212 UNSTUFFED) DEFAULT
DISABLED -- LOW (R2212 STUFFED)

Title		
Size	Document Number	Rev
Date:	Sheet	



SSID = PCH




Title		
Size	Document Number	Rev
Date:	Sheet	




Title		
Size	Document Number	Rev
Date:	Sheet	




Title		
Size	Document Number	Rev
Date:	Sheet	









Title		
Size	Document Number	Rev
Date:	Sheet	




Title		
Size	Document Number	Rev
Date	Sheet	




-1M

Title		
Size	Document Number	Rev
Date	Sheet	

Power Sequence




ANNIE Run Power




-1 co-layout SLG55221

-1 modify R3621, D3602 to DY




Title		
Size	Document Number	Rev
Date:	Sheet	





Title		
Size	Document Number	Rev
Date:	Sheet	


DCIN1
ACES-CON5-14-GP
20.F1701.005
2nd = 20.F1763.005




www.aitech1.ru



Title		
Size	Document Number	Rev
Date:	Sheet	



Title		
Size	Document Number	Rev
Date:		Sheet



SB to -1 change 7K32


Close to VFB Pin (pin5)

www.aitech1.ru


TONSEL	CH1	CH2
GND	200kHz	250kHz
VREF	300kHz	375kHz
SKIPSEL	400kHz	500kHz




SKIPSEL	VREG3 or VREG5	VREF(2V)	GND
Operating Mode	OOA Auto skip	Auto skip	PWM only

-1 EE modiyf PR4115 to 33K2 for SIV
Close to VFB Pin (pin2)







File		
Size	Document Number	Rev
Date		Sheet






TPS51218D for 1D05V



Title		
Size	Document Number	Rev
Date:	Sheet	


```
SSID = PWR.Plane.Regulator_1p5v0p75v
```




DY

20100805

RT8207L for 1D5V



20100906



Mag. 1.0uH 10*10*4 Iomax=12A
DCR=2.9~3.3mohm OCP>20A
Idc=18A, Isat=36A


I_{omax}=12A
OCP>20A




SE390U2D5M-7GP
79.3971V.30L
2nd = 79.3971V.6AL
Matsuki cap 390uF
2.5V, ESR=10mohm

SE390U2D5VM-7GP
79.3971V.30L
2nd = 79.3971V.6AL

Matsuki cap 390uF
2.5V, ESR=10mohm

$$V_{out} = 0.75 * (1 + R1/R2)$$


Close to pin23




Close to pin23


20100728

Close to output cap pin1, not inside of the output cap 2nd source 還未導入 74.51116.073

+0.75VS
I_{omax}: 1.2A



DY



Close to PIN9


SB R4608 chekc 修改31K6R
Vout 需再1.55V 以上

Vout 需再1.55V 以上

Title		
Size	Document Number	Rev
Date:	Sheet	


SSID = PWR.Plane.Regulator_1p8v

RT9025 for 1D8V_S0




Title		
Size	Document Number	Rev
Date:		Sheet

www.aitech1.ru




VCCSA_SEL	VCCSA_PWR
L	0.9V
H	0.8V


LVDS CONNECTOR



INVERTER POWER





Camera Power




SSID = VIDEO



LCD POWER for ANNIE





For EMI request
Close to LVDS connector



Title		
Size	Document Number	Rev
Date:	Sheet	



www.aitech1.ru




Title		
Size	Document Number	Rev
Date	Sheet	

HDMI CONN

HDMI DISCRETE/ UMA Co-lay



Title		
Size	Document Number	Rev
Date:	Sheet	







Title		
Size	Document Number	Rev
Date:	Sheet	

GIGA Lan Transformer





LAN MDI Off-Page


XF5901
XFORM-12P-36-GP
68.HD081.30B
Change:68.68160.30B
2nd = 68.HD081.30B



SB modiyf Pin9 Pin10 SWAP




SB modify For EMI



Title		
Size	Document Number	Rev
Date:	Sheet	


Bluetooth Module conn.

ANNIE Bluetooth Module



Title		
Size	Document Number	Rev
Date:		Sheet

Mini Card Connector(802.11a/b/g/n)








WLAN1
BTW0-CONN52A-9-GP-U
20.F1519.052

2nd = 62.10043.A51
3rd = 20.F1693.052
4th = 20.F1743.052

SB modify for SIV

RF suggestion






Title		
Size	Document Number	Rev
Date	Sheet	



Mini Card Connector(WWAN)

20100712 V1.5

Place near MINI Card CONN




RF suggestion




Title		
Size	Document Number	Rev
Date:		Sheet


Power button LED






Power STDBY_LED




Battery LED2(DC_BATFULL)




Battery LED1(CHARGE)




SATA HDD LED



WLAN_LED




3G LED




www.aitech1.ru

Title		
Size	Document Number	Rev
Date:	Sheet	




K/B


SB to -1 modify Part number




5V_S0




TPAD1
ACES-CON6-13-GP
20.K0320.006
2nd = 20.K0382.006





Title		
Size	Document Number	Rev
Date:		Sheet

www.aitech1.ru



Title		
Size	Document Number	Rev
Date:	Sheet	



SD/XD/MS Card Reader

32 SD-DATA3_19
32 SD_CMD_16
32 SD-CLK_9
32 SD_DATA0_4
32 SD-DAT1_3
32 SD-DATA1_21
32 SD-WP_2
31,32 SD_CD/XD_WE#


32 MS_BS_7
32 MS-DATA1_8
32 MS_DATA0_10
32 MS-DATA2_12
32 MS_INS#_14
32 MS-DATA3_15
32 MS-SCLK_17

32 XD_CD#_39
32 XD-R/-B_38
32 XD_RE#_37
32 XD_CE#_36
32 XD_CLE_35
32 XD_ALE_34
32 SD_CD/XD_WE#_1_33_43
32 XD_WP_32

32 XD_D0_30
32 XD_D1_29
32 XD_D2_28
32 XD_D3_27
32 XD_D4_26
32 XD_D5_25
32 XD_D6_24
32 XD_D7_23



Title		
Size	Document Number	Rev
Date	Sheet	



PWRCN1
ACES-CON10-20-GP
20.K0422.010
2nd = 20.K0382.010

R8105
Do Not Stuff

AUD_AGND

1D5V_S3

29 EXT_MIC_JD#
29 MIC_IN_R
29 MIC_IN_L

19,31,65,66 PCIE_WAKE# <<<
18 USB30_SMI# <<<

29 COMBO_MIC <<<
29 AUD_HP1_JACK_R2 <<<
29 AUD_HP1_JD# <<<
29 AUD_HP1_JACK_L2 <<<

18 USB_PN8 <<<
18 USB_PP8 <<<

27,61 USB_PWR_EN# >>>

5,18,27,31,36,65,66,71,97 PLT_RST >>>


3D3V_S5

20 USB3_PEGB_CLKREQ# <<<

5V_S5


USBCN1
ACES-CON26-11-GP
20.K0315.026
2nd = 20.K0370.026

USBCN2
ACES-CON10-18-GP
20.K0315.010
2nd = 20.K0392.010




RF_CN1
ACES-CON2-11-GP
20.F0772.002

BAE40




Title		
Size	Document Number	Rev
Date:		Sheet

www.aitech1.ru




VGa1G	IFPB	7 OF 16
		IFPA_TXD0# IFPA_TXD0
		IFPA_TXD1# IFPA_TXD1
9	IFPB_PLLVDD	IFPA_TXD2# IFPA_TXD2
1	IFPB_RSET	IFPA_TXD3# IFPA_TXD3
		IFPA_TXC# IFPA_TXC
		IFPB_TXD4# IFPB_TXD4
9	IFPA_IOVDD	IFPB_TXD5# IFPB_TXD5
0	IFPB_IOVDD	IFPB_TXD6# IFPB_TXD6
		IFPB_TXD7# IFPB_TXD7
		IFPB_TXC# IFPB_TXC
		GPI00
Do Not Stuff		



Under GPU.




SB modify connector to IFPC_IOVDD_PWR




SA R8412, R8413 change DY
SB R8412, R8413 change delete

1.05V +/- 3%
285mA
(See NV DG) 220ohm@100MHz ESR=0.05




3.3V +/- 5%
440mA (220mA each, max 2 links)
(See NV DG) 300ohm@100MHz ESR=0.25




Title		
Size	Document Number	Rev
Date:	Sheet	







FBCLK Termination place on VRAM side




Rev	Doc Number	Rev
Rev	Doc Number	Rev
Rev	Doc Number	Rev



VGA Thermal sensor P2800




SIM50-CP SUPPORT							
STATE	NOVDD_ALTV	NOVDD_ALTV	N11M_SEL	N11M_SEL	N11M_SEL	N11M_SEL	N11M_SEL
P10	0	0	0.80V	0.80V	0.80V	0.80V	0.80V
P8	0	1	0.80V	0.80V	0.80V	0.80V	0.80V
DY	1	0	1.00V	1.00V	1.00V	0.80V	0.80V



NVIDIA TABLE

	Hynix 2G 0110 128*16*8 800MHZ	Hynix 1G 0000 64*16*8 800MHZ	Samsung 1G 0011 64*16*8 800MHZ	Samsung 512 64*16*4 800MHZ	Samsung 2G 128*16*8 800MHZ
RO M_SIPD R8627	34.8Kohm 64.34825.6DL	5Kohm 64.49915.6DL	20Kohm 64.20025.6DL	20Kohm 64.20025.6DL	45Kohm 64.45325.6DL



Hy2G_64.34825.6DL,Hy1G_64.15025.6DL,Sam1G512M_64.20025.6DL,Sam2G_64.45325.6DL












TABLE NVIDIA					
71.0N12P.E0U					
-1 modify N12P GV setting					
71.0N12P.A0U					
	N12P-GS DEV ID: 0x0DF4	N12P-GV DEV ID: 0x1050	N11P-GE Fermi DEV ID: 0x0DF1 (0001)	N11P-GS Fermi DEV ID: 0x0DF0 (0000)	N12P-GE DEV ID: 0x0DF5 (0101)
STRAP2 PU	25Kohm 64.24925.6DL	45Kohm ES 45K QS 5K 64.49915.6DL	10Kohm 63.10334.1DL	5Kohm 64.49915.6DL	30Kohm 64.30025.6DL








VRAM SAMSUNG 1Gb VR.1GB0B.006
VRAM HYNIX 1Gb 72.51G63.C0U/VR.1GB0G.005
VRAM HYNIX 2Gb VR.2GB0G.001

Title		
Size	Document Number	Rev
Date	Sheet	




N12P GV			
P-State	FWR_VGA_CORE_D1	FWR_VGA_CORE_D0	VGA_CORE_FWR
P8 , P12	L	L	0.85V
P0 - HOT	L	H	1.00V
P0 - COLD	H	L	1.025V
	H	H	

$$V_{out} = 0.75V * (R1 + R2) / R2$$

Title		
Size	Document Number	Rev
Date	Sheet	


+3VS to 3.3V_DELAY Transfer




1D5V_VGA_S0

SB modify to 84.03006.A37


1.05V to 1.05V_VGA_S0 Transfer










+3VS to 1.8V Transfer







-1 co-layout SLG55221




Title		
Size	Document Number	Rev
Date:	Sheet	



Title		
Size	Document Number	Rev
Date:		Sheet




Title		
Size	Document Number	Rev
Date:	Sheet	







SB to -1 BOM add SPR2


-2 delete SPR5




Change:34.40V16.001



3G Sku




Check test point



Test Point放在Dimm Door打開可量測處

www.aitech1.ru


Title		
Size	Document Number	Rev
Date	Sheet	



Intel-Power Up Sequence


(AC mode)



red word: KBC GPIO



(DC mode)


red word: KBC GPIO






Title		
Size	Document Number	Rev
Date:	Sheet	

PCH SMBus Block Diagram




KBC SMBus Block Diagram




www.aitech1.ru

File	
Size	Document Number
Date	Rev

Thermal Block Diagram



Audio Block Diagram



Title		
Size	Document Number	Rev
Date	Sheet	